Study on Race and Hazard of Combinational Logic Circuit
نویسندگان
چکیده
منابع مشابه
Low power combinational circuit based on Pseudo NMOS logic
Different logic families have been proposed from several years to improve the performance of the high speed circuits. Mostly used logic family is CMOS which requires equal number of nMOS and pMOS transistor but in some application it may be required to reduce the area. Pseudo nMOS logic is one of the alternative for that .In this paper, NOR-XOR, NAND-XOR and other combinational circuit using ps...
متن کاملCircuit Morphing: Declarative Modeling of Reconfigurable Combinational Logic
Using a simple reconfigurable logic gate that combines an ITE gate and a 1-bit memory cell we devise a mechanism for synthesizing fine grained circuits that overlap multiple logic functions. A declarative model of the approach, including an exact synthesizer for small circuits, is provided as a literate Haskell program (code available at http://logic.csci.unt.edu/tarau/research/2009/fsyn.hs). P...
متن کاملCombinational Logic Circuit Design with the Buchberger Algorithm
We detail a procedure for the computation of the polynomial form of an electronic combinational circuit from the design equations in a truth table. The method uses the Buchberger algorithm rather than current traditional methods based on search algorithms. We restrict the analysis to a single output, but the procedure can be generalized to multiple outputs. The procedure is illustrated with the...
متن کاملA Logic Programming Framework for Combinational Circuit Synthesis
Logic Programming languages and combinational circuit synthesis tools share a common “combinatorial search over logic formulae” background. This paper attempts to reconnect the two fields with a fresh look at Prolog encodings for the combinatorial objects involved in circuit synthesis. While benefiting from Prolog’s fast unification algorithm and built-in backtracking mechanism, efficiency of o...
متن کاملGeneration of Combinational Hazard Identification Functions
We study the problem of identifying the complete set of pairs of input patterns that may cause different types of hazards at a circuit line. This problem has several applications in central VLSI CAD problems such as circuit synthesis and re-synthesis, timing analysis and verification, and delay testing. A novel methodology to implicitly identify all possible input configurations is proposed. Th...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Energy Procedia
سال: 2011
ISSN: 1876-6102
DOI: 10.1016/j.egypro.2011.10.391